Senior Engineer - Analog Simulation CAD

Location
Hyderabad
Workplace
On-site

About this role

This role is for one of our clients

Seniority level: Mid-Senior Level

Min Experience: 5+ years
Location: Hyderabad
JobType: full-time

\n\n
₹1,00,000 - ₹60,00,000 a year
We are seeking a talented CAD Staff engineer specialized in analog and digital simulations to join our high-achieving engineering team. As a CAD staff engineer, you will play a pivotal role in optimizing and simulating complex analog and digital circuits, contributing to the development of state-of-the-art products that shape our industry. You will get a chance to develop the industry's first and unique flows to enhance productivity and reduce pre-silicon failures.
 

Responsibilities and Tasks include, but not limited to:
 

  • Work closely with memory design teams and solve their daily challenges and provide complete solutions for the future.
  • Proactively identify problem areas for improvement, propose, and develop innovative solutions.
  • Develop highly scalable, and clean software systems.
  • Continuously evaluate and implement new tools and technologies to improve the current software flows.
  • Work with EDA vendors to evaluate and integrate EDA tools in CAD flows.
  • Lead agentic flow implementation using AI‑assisted and automated workflows, applying copilot‑based assistants, agentic AI flows, and rule‑aware automation to circuit simulation & verification.
  • Provide technical leadership and guidance to junior engineers, fostering their professional growth and development.
  • Integrates AI-assisted tools and insights into daily work to improve efficiency, quality, or effectiveness, exercising sound judgment and complying with organizational standards and legal requirements.
  • Contributes to a culture of continuous improvement by identifying, testing, and sharing AI-enabled enhancements within one’s scope of work.

Knowledge, Skills, and Experience:
 

  • 8+ years of progressive experience in analog circuit simulation flows.
  • Expert in circuit simulation debugging with required knowledge of leading-edge circuit design and simulation methodologies.
  • Hands on experience with one of the circuit simulators (Finesim/Primesim/XA/Spectre/VCS/Xcelium etc.)
  • Hands-on experience with Cadence custom IC Virtuoso platform, Virtuoso-L, and Virtuoso-XL, schematic capture, or Synopsys custom compiler or equivalent.
  • Develop and deploy AI‑enabled methodologies for Circuit Simulation Flows
  • Hands on with Python/Perl Object Oriented Programming.
  • Good understanding of CMOS concepts and electronic fundamentals.
  • Knowledge of Linux, LSF, shell scripting, TCL scripting, SKILL(Cadence) language.
  • Knowledge of parasitic extraction tools like StarRC/Quantus will be an added advantage.
  • Excellent problem-solving skills with the ability to troubleshoot complex circuit issues effectively.
  • Proficiency in working effectively with global teams and stakeholders.
  • Experience in EM/IR & STA (Static Timing Analysis) will be an added advantage.
  • Experience in AI/ML will be an added advantage.
  • Ability to apply baseline digital fluency and role‑appropriate AI literacy to use.
  • AI‑enabled tools responsibly and effectively for research, analysis, content creation, problem‑solving, operational tasks, and achieving business outcomes

Must-have skills

CAD, simulation, analog
\n

Tired of cold applications?

Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.

Know someone who'd be great for this?